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A CMOS Four-Quadrant Analog Multiplier
KLAAS BULT AND HANS WALLINGA, MEMBER, IEEE
,4Mrad —A new circuit configuration for an MOS four-quadrant
analog multiplier circuit is presented. It is based on the square-law
characteristics of the MOS transistor. Two versions have been realized.
The first has a linearity better than 0.14 percent for an orrtpnt current
swing of 36 percent of the supply current and a bandwidth from dc to
1 MHz. The second version has floating inputs, a linearity of 0.4 percent at
an output current swing of 40 percent of the supply current and a
bandwidth from dc to above 4.5 MHz.
I. INTRODUCTION
F OUR-QUADRANT analog multipliers are very usefulbuilding blocks in many circuits such as adaptive
filters, frequency-shifters, and modulators. Analog multi-
pliers have received severe attention in bipolar technology
[1]. Even in CMOS technology, multipliers using (lateral)
bipolar transistors have been reported [2]. Until now only a
few CMOS multiplier designs have been published. Single-
quadrant multipliers have been reported in [3] and [4]. In
[5] and [6] four-quadrant multipliers using switched-capaci-
tor techniques have been described. A continuous-time
CMOS multiplier has been presented by Soo and Meyer
[7]. Their circuit approach is based on the well-known
bipolar circuit concept described by Gilbert [1]. In this
paper we report on a new approach for a four-quadrant
analog multiplier which has been realized in CMOS tech-
nology. This multiplier relies on the quadratic drain-cur-
rent/gate-voltage characteristics of MOS transistors oper-
ated in saturation. First a novel voltage-controlled linear
V– 1 convertor is explained (Section II). Combining two of
these circuits results in a two-quadrant multiplier, and
again duplicating this circuit results in the four-quadrant
multiplier (Section III). Then in Section IV a distortion
analysis is presented. Section V describes the design of a
second version of the multiplier with floating inputs and
Section VI shows the results of the measurements.
II. THE BASIC VOLTAGE-CONTROLLED
V– I CONVERTOR
In this section all devices have the same geometry and
operate in the saturation region. The simple square-law
characteristic is assumed
Id= K(vg, –~)2 (1)
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Fig. 1. The basic circuit.
COX W/L,
p = carrier mobility,
COX= gate oxide capacitance per unit area,
W= channel width, and
L = channel length.
Consider the circuit of Fig. 1. The gate–source voltages
of the two identical MOS transistors Ml and M2 are,
respectively, Vg,l and P’&2. The sum of the gate–source
voltages is kept at a constant voltage V2:
Vg,l + vg,2 = V2. (2)
Furthermore
ldl = K(Vg,l – ~)2
and
1~2 = K(V’,2 – @2. (3)
Applying A2 – B2 = (A + B)(A – B) to (2) and (3), the
output current difference ( 1~1 – IJ may be written as
ldl–1d2= K(V2–2~)(Vg,l –Vg,J). (4)
Because
V-8.1– V’&= V2 – 2V3.2 = 2vg.1 – V2 (5)
we may, for constant V2, conclude that the output current
(Idl – 1d2) is linearly dependent on P’g,l or V,,, (only one
of the two parameters can be chosen independently). Ex-
tension of the circuit in Fig. 1 with another identical
transistor M3 as shown in Fig. 2 enables us to control V~,2
via F(..,3.Because M2 and M3 have the same drain current
and both devices have the same geometry, the gate–source
voltages Vg,2 and Vg,j are equal:
vg,2 = vgJ3 = Vin. (6)
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Fig. 3. Two-quadrant multiplier
Substitution of (6) and (5) into (4) yields
Idl– Idz = K(V2 –2~)(Vz _21~in). (7)
Apart from the term ( Vz – 2 ~)V2, (7) shows a linear
relationship between ( Idl – Idz) and Vi.. The conversion
factor can be controlled by means of Vz,, For proper
operation it is required that all three transistors operate in
the saturation region, i.e.,
Vin> J(
and
v2>2~n–~. (8)
III. THE MULTIPLIER
Equation (7) may be rewritten as
1~1 _ Id2 = K(VJ _ 2~V2 + 4~Vin _ 2V2Vin) . (9)
The last term of (9) represents a one-quadrant multiplica-
tion. The first term, however, is a nonlinear function of the
terminal voltage Vz and the second and third term turn up
as offset terms. Duplication of the circuit of Fig. 2 and
cross coupling of the output currents results in the circuit
of Fig. 3 in which the same voltage is applied to both V2
terminals. The input voltages Vi. are terlrned VI and V{,
respectively. Now the output current difference of the
overall circuit may be written as
IL–lR=2K(v2 –2~)(v(–17J. (lo)
This represents a two-quadrant multiplier. Note the disap-
pearance of the nonlinear quadratic term (of V2 and of the
offset term for the VI input. By again duplicating this
circuit and cross coupling the output currents (Fig. 4), a
four-quadrant multiplier is obtained. Current mirrors have
been added to obtain a single-ended output. The output
current is now given by
1.”, = 2K(V2 –v;)(v/– VI). (11)
The offset term for the V2 input has disappeared too.
!&j
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Fig. 4, Four-quadrant multiplier
IV. SECOND-ORDER EFFECTS
There are two major effects causing deviations from the
ideal square-law behavior of (l): channel-length modula-
tion and mobility reduction.
a) Channel-length modulation causes the drain current to
be dependent on the drain voltage. In first-order ap-
proximation, this may be modeled by
Id= L,.,(I+ ~(bs - h,,,.,)) (12)
with
I d,sat = K(vg. – ~)2
d,,,,,= (Vg,- U)v
1
A=z/a.
Substitution of these terms in (12) yields
Id=zqvg, –~)2+AKvd. (vg,–F02
- y(vg, - Pj’. (13)
The first term is the well-known and wanted quadratic
term. The last term is a third-order term which will cause
first and third harmonics of the input gate voltage in the
drain output current. The second term is quadratic in
(Vg, – ~) but also depends cm Vd~.
The effect of channel-length modulation can be reduced
by using long-channel MOS transistors, Before going into
the effect of channel-length modulation on the perfor-
mance of the multiplier we will consider the mobility
reduction.
b) Mobility reduction in an MOS transistor may be
modeled by
p =%/(1+ w,. -0) (14)
with
p ~ = zero field mobility,
O = l/(dOx” Ec,),
dOx = oxide thickness, and
EC, = critical field.
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The mobility reduction parameter d is process dependent
and may have values ranging from 0.01 to 0.25 V-1. This
means a deviation from the nominal value of ~ in (1)
ranging from 1 to 20 percent for 1-V change in V,,.. With
the use of (14), (1) may be developed into a Taylor series
Id= Ko(vg, –~)2[1– e(vg, –fi)+e’(vg, -~)2
-@(vg. -@3.] (15)
with
KO = PO”COX.W/L.
For 6( Vg, – F() <1, higher order terms become less im-
portant. As r3 is a process-dependent parameter it cannot
be made small by optimizing the geometries of the devices.
The following analysis shows that in the circuit config-
uration of Fig. 4 some of the distortion terms cancel. In
this analysis, ideal matching of the transistors is assumed
and Id is supposed to be a function of the gate–source
voltage only. The second term in (13) is made small by
using long devices.
Irrespective of the origins of the deviations from the
ideal square–law characteristic, one can develop a Taylor
series for the expression of the drain current as a function
of the gate–source voltage
Id= KO[aO+al(V~$ –~)+a2(V~, –~)2
+a3(v~, -@3+ ]. (16)
We define the following common-mode and differential
voltages:
vlc=(vl+v(–2~)/2
v2c=(v2+v’’-2~2/2
Vld = (Vl – v;)/2
V,d= (V2 – vJ)/2. (17)
With a straightforward calculation up to the fifth-order
expansion of Id it can be shown that with the aforemen-
tioned assumptions, the output current 10Ut of the circuit
of Fig. 4 can be written as
10U,= KO[V2d. Vld{2a2 +6a3(V2C– VI,)
+12a4(V2C– V1C)2+20a5(V2C– V1C)3)
+V2j-V1~. {a4+5a5. (V2C– VIC)}
+V~~. V2~. {a4+5a,(V2C –VIC)}]. (18)
For purely differential input voltages the common-mode
voltages VIC and V2C are constant and the terms in (18)
between braces are constant. In that case the expression
for IOU, may be abbreviated to
1.”, = c1v2d.vld+ C,.v:d.vld+ c3.v:d.v2d. (19)
From (18) it becomes clear that only fourth and @gher
order terms in (16) give rise to distortion. As mentioned
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Fig. 5. The voltage-controlled V– I convertor with independent control
of the dc levels of both inputs.
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Fig. 6. Four-quadrant multiplier with floating inputs.
above, channel–length modulation can be reduced by using
long devices. The mobility reduction, however, is geometry
independent and is a much more serious cause of distor-
tion. If mobility reduction is assumed to be the only origin
of distortion, the constants ai (i= 0,1, ..0 ) in (16) can be
determined by comparison with (15). This results in
aO=al=O
a2=l
a3=—(j
a4 = (j2
as= –/33 etc. (20)
This means that the most important distortion terms in
(19), i.e., C2. V~~. V2d and C3oV~~. Vl~, are proportional to
92, which indicates the order of magnitude of the distor-
tion.
V. THE MULTIPLIER WITH FLOATING INPUTS
A disadvantage of the circuit of Fig. 4 is that the
common-mode voltage of the inputs are simultaneously
bias voltages. A way to circumvent this problem is intro-
duced in this section. Fig. 5 shows again the sqbcircuit of
three transistors as shown in Fig. 2, but with one modifica-
tion: the sources of Ml and M3 are disconnected. .This
does not infh.ience the function of the circuit: (2)-(9) still
hold for this version. The result, however, is independent
control over the common-mode levels of both inputs. The
next step is to quadruple this circuit in the same way as in
the circuit of Fig. 4 and to connect the common sources to
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Fig. 7. Die photograph of the circuit of Fig. 4. Fig. 8. Die photograph of the circuit of Fig. 6
current sources as shown in Fig. 6. Furthermore, current
mirrors have been added to obtain a single-ended output.
Fig. 6 shows another difference with the circuit of Fig.
4: the drains of the transistors at the Vz input are con-
nected to Vdd instead of to the output current mirrors. As
is seen in Fig. 4, the branches with M31 and .M32 conduct
the same current because their gate–source voltages are
equal. However, the currents in these branches cancel as
they are connected to opposite current mirrors. The same
holds for the branches with i1433 and M34. As these
currents do not contribute to the final output signal they
are directly drained to the supply, which is advantageous
for the discrimination of noise. We now have a four-
quadrant multiplier with independently floating inputs.
There is one restriction: conditions (8) have to be fulfilled
for each of the basic subcircuits of three transistors.
Unfortunately, for this second version of the multiplier,
the terms between braces in (18) are not constant and the
distortion analysis becomes much more complicated. This
is due to the fact that now V2Cand VIC are not referenced
to ground but to the common-source nodes. A detailed
distortion analysis is beyond the scope of this paper and
we refer to the experimental results in the next section.
VI. EXPERIMENTAL RESULTS
Both versions of the multiplier (Figs. 4 and 6) have been
realized. Figs. 7 and 8 show the die photographs of the
circuits of Figs. 4 and 6. These IC’S have been fabricated
in the IC processing facility of Twentc TJniversity of
Technology using a retrograde twin-well CMOS process
Fig. 9, Multiplication of two sine waves of the same frequency (circuit
of Fig. 4).
[8], [9]. As this process has isolated n-wells, both circuits
have been realized with p-channel transistors because the
body effect may be reduced by connecting the well sub-
strates to the sources of the p-channel MOST’S. N-channel
transistors have only been used as current mirrors to
obtain a single-ended output current.
The circuit of Fig. 4 was processed with a threshold
voltage of – 0.6 V for the p-channel transistors and an
oxide thickness of 50 nm. All devices of this design have
the same geometry: W= 120 pm, L =10 pm. The activp
area, including current mirrors, is about 86400 pm2.
Fig. 9 shows the performance of the multiplier as a
frequency doubler; the input signals are two in-phase
l-kHz sine waves of 3.5 Vp _P. The output is a sine wave of
twice the input signal frequency and has a magnitude of 44
mVP _ ~ measured over a 100-0 load resistor, i.e., an output
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Fig. 10. Modulated triangle wave (circuit of Fig. 4).
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Fig. 12. The total harmonic distortion as a function of the current
efficiency IOUt,P_ ~/I,~PPIY (circuit of Fig. 4). l,UPPIY= 1.65 mA.
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Fig. 13. The total harmonic distortion as a function of the current
efficiency IOut,P_ ~/1,.,,1, (circuit of Fig. 6). I,UPPIY= 1.88 mA.
Fig. 11. Spectral contents of a sine wave at the output of the multiplier
of Fig. 4.
current of 0.44 mA ~_ ~. The total supply current was
2.0 mA.
Fig. 10 shows the multiplier performance as a modula-
tor. A 3.5-VP_P triangle wave was applied to the VI inputs
and a 3.8-VP_ ~ sine wave was applied to the Vz input. The
output current amplitude measured in a 100-0 load resis-
tor was 0.9 mAP_P. The total supply current was 1.0 mA.
With a 3-V dc voltage applied to the VI input, the
multiplier was used as a linear control circuit. Fig. 11
shows the spectrum of the output signal with a l-kHz sine
wave of magnitude 1.7 VP_P at the input. The output
current was 0.6 mA ~_ ~ m a 100-0 load resistor. The
second and third harmonics are both 60 dB below the
fundamental.
The total harmonic distortion was measured as a func-
tion of the current efficiency 10Ut,P_P/l,uPPIY by varying
the magnitude of a l-kHz sine wave applied to the Vz
input. Fig. 12 shows the result. The bandwidth of this
circuit measured with a load resistor of 100 Q and a load
capacitor of 50 pF is from dc to above 1 MHz.
The circuit of Fig. 6 was realized with a threshold
voltage of – 0.2 V for the p-channel transistors and an
oxide thickness of 25 nm. The transistors used in the core
of the multiplier all have the same geometry: W = 40 pm,
L = 20 pm. The transistors used in the current mirrors
have been designed much larger: W= 130 ~m, L =10 pm.
The active area including current mirrors is about 76000
pm2.
The measured bandwidth of this circuit was from dc to
4.5 MHz. The total harmonic distortion as a function of
the current efficiency is shown in Fig. 13. A dc voltage of
5.3 V was applied to the VI input and a l-kHz sine wave
of variable magnitude was applied to the V2 input.
VII. DISCUSSION
The experimental results show an excellent performance
for both versions of the multiplier. However, the total
harmonic distortion of the first version is essentially lower
than the total harmonic distortion of the second version
(Figs. 12 and 13), even though the channel length of the
devices in the second version was larger. First, it has to be
pointed out that the circuits have been fabricated with
different oxide thicknesses. The oxide thickness of the first
version was twice as large as that of the second version.
Referring to (14) we note that the mobility reduction
parameter 6 in the second version is twice as large as in
the first version. Moreover, as mentioned in Section V, the
common-mode voltages V2Cand VI, in the distortion anal-
ysis of Section IV are not constant for the second version.
It can be shown that for this version
lIT
(21)
Now (18) predicts distortion terms caused by third-order
terms in (16) and according to (20) this means that these
terms are proportional to O instead of d 2.
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The dominant poles in both designs are (determined by
the nodes at the sources of the input devices of the V2
input. The bandwidth can be improved by increasing the
current in these branches. Measured input offset voltages
were typically less than 15 mV. No statistical analysis
could be performed because only a few devices were
available.
VIII. CONCLUSIONS
An extremely simple and compact design for a CMOS
four-quadrant multiplier circuit has been presented. The
design is based on the square-law characteristics of the
MOS transistor in saturation. Two versions have been
realized of which the second version has floating inputs.
The first version has a measured total harmonic distortion
of 0.14 percent at a current efficiency 10Ut,P_.~,l,UPPIY of 36
percent, a bandwidth, measured with a load resistor of
100 Q and a load capacitor of 50 pF, frc)m dc to 1 MHz,
and a supply current I,UPPIY of 1.65 mA. The second
version has a measured total harmonic distortion of 0.3
percent at a current efficiency of 40 percent, a bandwidth,
measured with a load resistor of 100 $2 and a load capaci-
tor of 50 pf, from dc to 4.5 MHz, and a supply current of
1.88 mA.
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